

DATA SHEET

ADDENDUM

mifare[®] ultralight

Contactless Single-trip Ticket ICs

MF0 IC U10 01

MF0 IC U11 01

Specification “bumped sawn wafer on UV-tape”

Product Specification

August 2004

Revision 3.0

PUBLIC

Bumped sawn wafer on UV-tape**MF0 IC U10 01****MF0 IC U11 01****CONTENTS**

1	SCOPE	3
2	REFERENCE DOCUMENTS.....	3
2.1	Philips Documents.....	3
3	MECHANICAL SPECIFICATION	3
3.1	Wafer.....	3
3.2	Wafer Backside	3
3.3	Chip Dimensions	3
3.4	Passivation.....	3
3.5	Au Bump.....	3
3.6	Fail Die Identification.....	3
4	ORDERING INFORMATION	3
4.1	Bumped Die on Sawn Wafer.....	3
5	CHIP ORIENTATION AND BONDPAD LOCATIONS	4
6	ELECTRICAL SPECIFICATIONS	5
6.1	Absolute Maximum Ratings	5
6.2	AC Characteristics MF0 IC U10 01	5
6.3	AC Characteristics MF0 IC U11 01	5
7	DEFINITIONS	6
8	LIFE SUPPORT APPLICATIONS	6
9	REVISION HISTORY	6
	Contact Information.....	7

MIFARE[®] is a registered trademark of Philips Electronics N.V.

Bumped sawn wafer on UV-tape

MF0 IC U10 01
MF0 IC U11 01

1 SCOPE

The MF0 IC U10 01 and the MF0 IC U11 01 are contactless Smart Card ICs designed for card IC coils following the mifare® Card IC Coil Design Guide and are qualified to work properly in Philips' reader environment, which is built according to Philips' specification.

This specification describes electrical, physical and dimensional properties of wafers.

2 REFERENCE DOCUMENTS

2.1 Philips Documents

- Data Sheet "General Specification for 8" Wafer on UV-tape"
- Data Sheet "Au Bumps Layout Rules and Specification"
- Data Sheet "Contactless Single-trip Ticket IC MF0 IC U1 Functional Specification"
- Application Note "mifare® Card IC Coil Design Guide"
- Data Sheet "Specification of the IBIS wafer map"

3 MECHANICAL SPECIFICATION

3.1 Wafer

- Diameter: 200 mm
- Thickness: 150 µm ± 15 µm
- PGDW: 62861
- PCM location: reticle area

3.2 Wafer Backside

- Material: Si
- Treatment: ground and etched
- Roughness: R_a max. 0.5 µm
 R_t max. 5 µm

3.3 Chip Dimensions

- Chip size: 0.69 x 0.69 mm
- Scribe line: 66.4 / 86.4 µm
- Pad size:
 - LA, LB 104 x 104 µm
 - TEST, VSS ¹ 74 x 74 µm

¹ Pads TEST and VSS are disconnected when wafer is sawn.

3.4 Passivation

- Type: sandwich structure
- Material: PSG/Nitride(on top)
- Thickness: 500 nm / 600 nm

3.5 Au Bump

- Bump material: > 99.9% pure Au
- Bump hardness: 35 - 80 HV 0.005
- Bump shear strength: > 70 MPa
- Bump height: 18 µm
- Bump height uniformity:
 - within a die: ± 2 µm
 - within a wafer: ± 3 µm
 - wafer to wafer: ± 4 µm
- Bump flatness: ± 1.5 µm
- Bump size:
 - LA, LB 90 x 90 µm
 - TEST, VSS 60 x 60 µm
- Bump size variation: ± 5 µm
- Under bump metallisation: sputtered TiW

3.6 Fail Die Identification

All fail dies are inked according to electrical test results.

Electronic wafer mapping (IBIS format) covers the electrical test results and additionally the results of mechanical / visual inspection.

4 ORDERING INFORMATION

4.1 Bumped Die on Sawn Wafer

- Order Code: MF0ICU1001W/V1D
- 12NC: 9352 774 63005
- Order Code: MF0ICU1101W/V1D
- 12NC: 9352 774 72005


Note: Substrate is connected to VSS.

Bumped sawn wafer on UV-tape

MF0 IC U10 01
MF0 IC U11 01

5 CHIP ORIENTATION AND BONDPAD LOCATIONS

Widths and lengths are measured from metal to metal (top layer).



PAD location ¹⁾	x [μm]	y [μm]
VSS (60x60) ²⁾	0.0	0.0
TEST (60x60)	461.0	382.2
LA (90x90)	0.0	352.2
LB (90x90)	462.0	-79.4

¹⁾ Reference point: Lower left corner of pad.

²⁾ Bump size in μm

Drawing not according to scale!

- | | | | |
|--------------------------|--------------------|---|--------------------|
| (1) X-Scribeline width: | 66.4 μm | (5) LA pad edge to chip edge, y-length: | 18.1 μm |
| (2) Y-Scribeline width: | 86.4 μm | (6) LA pad edge to chip edge, x-length: | 18.8 μm |
| (3) Chip step, x-length: | 0.69 mm | (7) LB pad edge to chip edge, y-length: | 70.0 μm |
| (4) Chip step, y-length: | 0.69 mm | (8) LB pad edge to chip edge, x-length: | 18.8 μm |

Figure 1

Bumped sawn wafer on UV-tape**MF0 IC U10 01****MF0 IC U11 01****6 ELECTRICAL SPECIFICATIONS****6.1 Absolute Maximum Ratings**

SYMBOL	PARAMETER	MIN	MAX	UNIT
I_{IN}	input current	-	30	mA
T_{STOR}	storage temperature	-55	125	°C
T_{OP}	operating temperature	-25	70	°C
V_{ESD}	electrostatic discharge voltage ² LA-LB	2	-	kV
I_{LU}	latchup current	±100		mA

6.2 AC Characteristics MF0 IC U10 01

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
f_{IN}	input frequency		-	13.56	-	MHz
C_{IN}	input capacitance (LCR meter HP4258)	22°C, Cp-D, 13.56 MHz, 2V	-	16.9	-	pF
t_W	EEPROM write time		-	3.8	-	ms
t_{RET}	EEPROM data retention		5			years
N_{WE}	EEPROM write endurance		10000			cycles

6.3 AC Characteristics MF0 IC U11 01

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
f_{IN}	input frequency		-	13.56	-	MHz
C_{IN}	input capacitance (LCR meter HP4258)	22°C, Cp-D, 13.56 MHz, 2V	-	50	-	pF
t_W	EEPROM write time		-	3.8	-	ms
t_{RET}	EEPROM data retention		5			years
N_{WE}	EEPROM write endurance		10000			cycles

² MIL Standard 883-C method 3015; Human body model: C = 100 pF, R = 1.5 kΩ

Bumped sawn wafer on UV-tape**MF0 IC U10 01****MF0 IC U11 01****7 DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics section of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

8 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so on their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

9 REVISION HISTORY**Table 1** Bumped Wafer Specification MF0 IC U10 01, MF0 IC U11 01 Revision History

REVISION	DATE	CPCN	PAGE	DESCRIPTION
3.0	August 2004			Initial version.

Philips Semiconductors - a worldwide company

Contact Information

For additional information please visit <http://www.semiconductors.philips.com>. Fax: **+31 40 27 24825**
For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without any notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Let's make things better.

Philips



PHILIPS